Skip to content
Close
Talk to an expert
Japanese
Talk to an expert
Japanese

Patch antenna design & yield

Designing and tolerancing a patch antenna via surrogate-assisted simulation (42 runs)

Patch antenna design & yield
Electromagnetic waves

The challenge

A microstrip patch antenna must resonate at 2.36 GHz with as deep an impedance match as practical, with patch length and width as the only free variables.

Each candidate is a 1.6M DoF full-wave solve, about two minutes of runtime. Sweeping the design box at 0.1 mm resolution would need ~30,000 designs, roughly 13 days, against a practical budget of 40 simulations.

Approach with Quanscient Allsolve

Quanscient Allsolve ran 30 Latin-hypercube designs concurrently to fit a first Gaussian process surrogate, which returns an uncertainty estimate with every prediction.

Infill rounds then added solves along the narrow resonance ridge the surrogate exposed. The optimum was read off the fitted surface and certified with the full-wave solver: 42 usable simulations, ~25 minutes.

Key results

  • Validated design: W = 46.47 mm, L = 40.95 mm, confirmed by full-wave sweep at 2.36 GHz with S11 = −36.8 dB, from 42 solves in ~25 minutes instead of ~13 days of brute force.
  • Yield in seconds: 10,000 perturbed designs run through the surrogate in under a second (≈4 days by simulation), giving 93% yield at S11 < −20 dB under ±0.15 mm etching.
  • Tolerance as a spec: Reversing the yield surface shows 99% yield needs etching tightened to ±0.09 mm at 3σ.
Predicted S11 at 2.36 GHz across patch width and length. White markers show the initial Latin-hypercube sample; later infill rounds concentrate along the resonance ridge.